

WHAT IS CLAIMED IS:

1. A magnetic random access memory device comprising:

5 a magnetoresistive element which stores data in accordance with a size of a resistance value between first and second magnetic layers which varies in accordance with magnetization arrangement states of the first and second magnetic layers, a non-magnetic layer being sandwiched between the first and second magnetic  
10 layers;

a write wiring which is arranged in the vicinity of the first magnetic layer, generates an induced magnetic flux when a write current is caused to flow therethrough, and writes data in the magnetoresistive  
15 element by changing a magnetization direction in the first magnetic layer when the induced magnetic flux is applied to the magnetoresistive element; and

a third magnetic layer which is provided so as to cover at least a peripheral surface including a first  
20 part of the write wiring opposed to the first magnetic layer of peripheral surfaces of the write wiring,

wherein the first magnetic layer has a crystal magnetic anisotropy exceeding  $10^4$  erg/cc and the first magnetic layer is exchange-coupled with the third  
25 magnetic layer, and

a sum of a magnetic volume of a second part of the third magnetic layer opposed to the first part of the

FOR INFORMATION  
DISCLOSURE  
PURPOSES ONLY

**Related Pending Application**

Related Case Serial No: 10/704,552

Related Case Filing Date: 11-12-03

write wiring and that of the first magnetic layer is smaller than a magnetic volume of the third magnetic layer at parts other than the second part.

2. A magnetic random access memory device  
5 according to claim 1, further comprising a ruthenium film provided between the first magnetic layer and the second part of the third magnetic layer opposed to the first magnetic layer.

3. A magnetic random access memory device  
10 according to claim 1, wherein a ratio of a sum of a magnetic volume of the second part of the third magnetic layer and that of the first magnetic layer relative to a magnetic volume of the third magnetic layer at parts other than the second part is not more  
15 than 0.9.

4. A magnetic random access memory device  
according to claim 3, wherein a ratio of a sum of a magnetic volume of the second part of the third magnetic layer and that of the first magnetic layer  
20 relative to a magnetic volume of the third magnetic layer at parts other than the second part is not more than 0.3.

5. A magnetic random access memory device  
according to claim 1, wherein the exchange coupling is  
25 of a ferro type.

6. A magnetic random access memory device  
according to claim 1, wherein the exchange coupling is

of an anti-ferro type.

7. A magnetic random access memory device according to claim 1, wherein the exchange coupling is substantially 90-degree coupling.

5           8. A magnetic random access memory device according to claim 1, wherein the third magnetic layer has a larger magnetic permeability than that of the first magnetic layer.

          9. A magnetic random access memory device  
10 according to claim 1, wherein the third magnetic layer has a higher saturation magnetic flux density than that of the first magnetic layer.

          10. A magnetic random access memory device according to claim 1, wherein a thickness of the second  
15 part of the third magnetic layer is smaller than a thickness of any other part of the third magnetic layer.

          11. A magnetic random access memory device according to claim 1, wherein the first magnetic layer  
20 is composed of a magnetic layer having a multilayer structure.

          12. A magnetic random access memory device according to claim 1, further comprising a write cell  
25 selection transistor which is connected to the write wiring, and heats the first magnetic layer by using the write current caused to flow through the write wiring at the time of writing data into the magnetoresistive

element, thereby writing the data.

13. A magnetic random access memory device comprising:

5 a magnetoresistive element which stores data in accordance with a size of a resistance value between first and second magnetic layers which varies in response to magnetization states of the first and second magnetic layers, a non-magnetic layer being sandwiched between the first and second magnetic  
10 layers, the first magnetic layer having a crystal magnetic anisotropy exceeding  $10^4$  erg/cc;

a write wiring which is arranged in the vicinity of the first magnetic layer, generates an inducted magnetic flux when a write current is caused to flow  
15 therethrough, and writes data into the magnetoresistive element by changing a magnetization direction in the first magnetic layer when the induced magnetic flux is applied to the magnetoresistive element; and

a third magnetic layer which is provided so as to  
20 cover a peripheral surface of the write wiring opposed to the first magnetic layer, and has a concave portion in which at least the first magnetic layer of the magnetoresistive element is arranged.

14. A magnetic random access memory device  
25 according to claim 13, further comprising a ruthenium film which is provided between the first magnetic layer and a bottom surface of the concave portion of the

third magnetic layer opposed to the first magnetic layer, an intensity of exchange coupling between of the first magnetic layer and the third magnetic layer being controlled by a thickness of the ruthenium film.

ABSTRACT OF THE DISCLOSURE

A recording layer of an MTJ element is constituted by using a high crystal magnetic anisotropic material. A write wiring used to write data into the MTJ element is covered with a magnetic layer, and the write wiring and the magnetic layer are exchange-coupled with each other. A sum of a magnetic volume of the magnetic layer at a part opposed to the recording layer of the MTJ element and that of the recording layer is set smaller than a magnetic volume of the magnetic layer at any other part.




FIG. 1 (PRIOR ART)




FIG. 3 (PRIOR ART)




FIG. 2




FIG. 4




FIG. 5




FIG. 6

FIG. 7





FIG. 8A




FIG. 8B




FIG. 9






FIG. 10




FIG. 11




FIG. 12

FIG. 13




FIG. 14










FIG. 15







**FIG. 19**



**FIG. 20**




FIG. 21





FIG. 22



TO FIRST MRAM DATA REWRITE CONTROLLER

FIG. 24




FIG. 23




FIG. 25